


Die Technology Ltd
 Corbrook Road, Chadderton,
 Lancashire OL9 9SD England
 Tel: +44(0)161 626 3827
 Fax: +44(0)161 627 2341 Fax: +44(0)161 626 7668
 Website: www.ditech.co.uk Email: sales@ditech.co.uk

Ditech

Striving for perfection
 in service to the Hybrid Industry



The information given is believed to be correct at the time of issue.

Please verify your requirements prior to commencement of any assembly process, as no liability for omission or error can be accepted.

Chip back potential is the level at which bulk silicon is maintained either by bond pad connection or in some cases the potential to which the chip back must be connected if stated above.

Pad positions shall obey the following rules:

1. Pad functions shall not change sequence and shall agree with the above definitions.
2. No pad function shall move by more than 1mm from the position shown.
3. No pad function shall move from a corner, and another move into that corner, even if the above constraints are met.

Note: 1 mil = 0.001inch

| | | |
|---|---|---|
| <u>APPROVED</u> D Markham DATE: 01/03/01 | <h2>ADC0804</h2> <h3>NATIONAL SEMICONDUCTOR</h3> | <u>DIE INFORMATION</u> DIMENSIONS (Mils): 128 x 120 x 15 BOND PADS (Mils): 4 x 4 MASK. REF: GEOMETRY: BACK POTENTIAL: FLOATING |
| <u>SERIAL NUMBER.</u> 004956 | | <u>METALLISATION</u> TOP: Al BACK: Si |